Power Consumption Models for Decimation FIR Filters in Multistandard Receivers
نویسندگان
چکیده
منابع مشابه
High Speed FIR Filters for Digital Decimation
This paper describes a multistage FIR decimation filter implemented with a multiplier-free architecture. The filter is designed to be used in A/D converters in submicron CMOS technology. The proposed architecture aims at increasing the operation speed while limiting the power dissipation, thus reducing the injection of switching noise into the substrate and the digital/analog crosstalk.
متن کاملFilter Structures Composed of Allpass and Fir Filters for Interpolation and Decimation with Factors of Two
Filter structures for interpolation and decimation with factors of two are introduced. The structures are derived by using the frequency-response masking approach, in which the overall Þlter is composed of a periodic model Þlter, its complementary periodic Þlter, and two masking Þlters. The model and complementary model Þlters consist of two allpass Þlters in parallel, whereas the masking Þlter...
متن کاملDesign trade-offs for linear-phase FIR decimation filters and ΣΔ-modulators
In this paper we examine the relation between signal-tonoise-ratio, oversampling ratio, transition bandwidth, and filter order for some commonly used sigma-delta-modulators and corresponding decimation filters. The decimation filters are equi-ripple finite impulse response filters and it is demonstrated that, for any given filter order, there exists an optimum choice of the stopband ripple and ...
متن کاملVhdl-models of Parallel Fir Digital Filters
In this paper, the problem of the designing of the processor array (PA) architectures for the DSP problems solution is discussed on the example of the digital FIR-filtering algorithm. At first, the main stages of the proposed [4] methodology of the PA structure design is described. Then, as a example, the design of PA architectures performing FIR filtering algorithm is described. Note, that in ...
متن کاملReview of Architectures for Low Power and Reconfigurable FIR Filters
Reconfigurability, low complexity and low power consumption are the key requirements in a FIR filter. Many works have been done on the reduction of area and power requirements but Reconfigurability is less addressed in the papers. In this paper, a survey has been conducted on the works done in the past on the Reconfigurability of the FIR filters and various algorithms being used for making the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 2012
ISSN: 1065-514X,1563-5171
DOI: 10.1155/2012/870546